View SAB9075H_5422210.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet preliminary speci?cation file under integrated circuits, ic02 february 1995 integrated circuits philips semiconductors SAB9075H picture-in-picture (pip) controller for ntsc
february 1995 2 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H features display one or two live pictures can be displayed simultaneously wide range of multi-picture-in-picture (pip) modes available six 6-bit analog-to-digital converters (adc) with clamping circuit enhanced vertical resolution at most modes for live pictures two phase-locked-loops (pll) with voltage controlled oscillator (vco) to generate the line-locked clocks three 7-bit digital-to-analog converters (dac) 4:1:1 data format data reduction factors 1 to 4, 1 to 9 and 1 to 16. i 2 c-bus programmable different single, double and multi-pip modes can be set several aspect ratios can be handled reduction factors can be set automatically and manually selection of vertical filtering type freeze of live pictures single-pip display position, four corners on-screen multi-pip display position, left or right on-screen fine tuned display position, h (6-bit), v (6-bit) fine tuned acquisition area, h (4-bit), v (4-bit) channel-border and live pip selectable eight main-border, sub-border, channel-border and background colours selectable border and background brightness adjustable, 30%, 50%, 70% and 100% ire several types of decoder input signals can be set 6-bit hue and sat signals (0 to 5 v) adjustable by i 2 c-bus main and sub-audio mute controllable by i 2 c-bus. general description the SAB9075H is a picture-in-picture controller for the ntsc environment in combination with the integrated ntsc decoder and sync processor tda8315. the device inserts one or two live video channels with reduced sizes into a live video signal. all video signals are expected to be analog baseband signals. the conversion into the digital environment and back to the analog environment is carried out on-chip. internal clocks are generated by two plls. due to the two pip channels and a large external memory, a wide range of pip modes are offered. the emphasis is put on double-pip and multi-pip modes. in combination with the different border colours and some external software the ic concept can be used as an excellent channel selection tool. some of the i 2 c-bus registers are for controlling the saturation and hue of the colours. there are also outputs for the mute function of main and sub-channel.
february 1995 3 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H ordering information note 1. when using ir reflow soldering it is recommended that the drypack instructions in the quality reference handbook (order number 9398 510 63011) are followed. quick reference data notes 1. digital clocks are silent and analog bias current is zero. 2. the internal system frequencies are 1728 times the input frequency. for more detailed information about the clock generation see section plls and clock generation. type number package name description version SAB9075H qfp100 (1) plastic quad ?at package; 100 leads (lead length 1.95 mm); body 14 20 2.8 mm sot317-2 symbol parameter conditions min. typ. max. unit v dd supply voltage all positive supply pins 4.5 5.0 5.5 v i tot total supply current note 1 tbf 220 tbf ma f sys system frequency note 2 - 27 30 mhz f loop loop bandwidth frequency 4 -- khz t jitter short term stability time jitter during 1 line (64 m s) -- 4ns v damping factor - 0.7 --
february 1995 4 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader .this text is here in _ white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader.this text is here in this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader. white to force land scape pages to be ... block diagram d book, full pagewidth mbe084 d/a converter and buffer 18 dy 14 du 16 dv 19 dai bias 13 dav reftu 15 dav reftv 17 dav refty 11 10 20 21 dda ssa ddd dav dav dav dav ssd 27 29,31,35,33 26,25,30,28 48 to 56 ad0 to 8 dai0 to 7 dao0 to 7 sc 47 45 44 32 36,39,40,38 41,46,37,34 dt we cas ras 72 73 9 8 mv ddd mv ssd sv ddd sv ssd 82 81 89 90 sav dda sav ssa sav ddd sav ssd 99 100 92 91 mav dda mav ssa mav ddd mav ssd memory control 24 dbf SAB9075H 94 my 96 mv 93 mai bias 97 mav reft 95 mav refb 98 mu 83 sy 85 sv 88 sai bias 86 sav reft 84 sav refb 87 su 70 69 sat 67 mmute 68 smute hue clamp and a/d converter acquisition main clamp and a/d converter acquisition sub hue and sat d/a converters vdd 22 42 43 display display timing control and pll block 65 scl 66 sda 63 por 64 a0 75 6 58 61 tm2 60 59 tm0 tc tm1 mtclk stclk mv sync sv sync spv ddd v ddd v sss 71 23 74 spv ssa spv dda 79 sh sync 78 spv ssd 76 80 spi bias 77 mh sync mpi bias mpv ssd mpv ddd 3457 mpv ssa mpv dda 21 i c-bus 2 i c 2 fig.1 block diagram.
february 1995 5 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H pinning symbol pin i/o type description mpv dda 1 i/o e030 analog positive power supply for pll main-channel mpv ssa 2 i/o e009 analog negative power supply for pll main-channel mh sync 3 i e027 horizontal synchronization for main-channel mpi bias 4 i e027 analog bias reference current for pll main-channel mpv ssd 5 i/o e009 digital negative power supply for pll main-channel mtclk 6 i hpp01 test clock for main-channel mpv ddd 7 i/o e030 digital positive power supply for pll main-channel mv ddd 8 i/o e030 digital positive power supply for main-channel core mv ssd 9 i/o e009 digital negative power supply for main-channel core dav ddd 10 i/o e030 digital positive power supply for dacs dav ssd 11 i/o e009 digital negative power supply for dacs n.c. 12 -- not connected dav reftu 13 i/o e027 analog reference voltage for top u dac du 14 o e027 analog u output dav reftv 15 i/o e027 analog reference voltage for top v dac dv 16 o e027 analog v output dav refty 17 i/o e027 analog reference voltage for top y dac dy 18 o e027 analog y output dai bias 19 i e027 analog bias reference current for dacs dav ssa 20 i/o e009 analog negative power supply for dacs dav dda 21 i/o e030 analog positive power supply for dacs i 2 cv dd 22 i/o e030 positive supply for hue and sat decoders mv sync 23 i hpp01 vertical synchronization for main-channel dbf 24 o spf20 fast blanking control output signal dai5 25 i hpp01 data bus input from memory; bit 5 dai4 26 i hpp01 data bus input from memory; bit 4 sc 27 o opf20 memory shift clock dai7 28 i hpp01 data bus input from memory; bit 7 dai0 29 i hpp01 data bus input from memory; bit 0 dai6 30 i hpp01 data bus input from memory; bit 6 dai1 31 i hpp01 data bus input from memory; bit 1 dt 32 o opf20 memory data transfer; active low dai3 33 i hpp01 data bus input from memory; bit 3 dao7 34 o opf20 data bus output to memory; bit 7 dai2 35 i hpp01 data bus input from memory; bit 2 dao0 36 o opf20 data bus output to memory; bit 0 dao6 37 o opf20 data bus output to memory; bit 6 dao3 38 o opf20 data bus output to memory; bit 3 dao1 39 o opf20 data bus output to memory; bit 1 dao2 40 o opf20 data bus output to memory; bit 2
february 1995 6 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H dao4 41 o opf20 data bus output to memory; bit 4 v ddd 42 i/o e030 digital positive power supply for peripherals v sss 43 i/o e009 digital negative power supply for peripherals we 44 o opf20 memory write enable; active low cas 45 o opf20 memory column address strobe; active low dao5 46 o opf20 data bus output to memory; bit 5 ras 47 o opf20 memory row address strobe; active low ad0 48 o opf20 memory address bus; bit 0 ad8 49 o opf20 memory address bus; bit 8 ad1 50 o opf20 memory address bus; bit 1 ad6 51 o opf20 memory address bus; bit 6 ad2 52 o opf20 memory address bus; bit 2 ad5 53 o opf20 memory address bus; bit 5 ad3 54 o opf20 memory address bus; bit 3 ad4 55 o opf20 memory address bus; bit 4 ad7 56 o opf20 memory address bus; bit 7 n.c. 57 -- not connected tc 58 i hpp01 test control tm0 59 i hpp01 test mode 0 tm1 60 i hpp01 test mode 1 tm2 61 i hpp01 test mode 2 n.c. 62 -- not connected por 63 i hup07 power-on reset a0 64 i hpf01 i 2 c-bus address 0 selection pin scl 65 i hpf01 shift clock for i 2 c-bus sda 66 i/o ioi41 shift i 2 c-bus input data; acknowledge i 2 c-bus output data mmute 67 o spf20 mute output for main-channel smute 68 o spf20 mute output for sub-channel sat 69 o e027 analog output for sat decoder hue 70 o e027 analog output for hue decoder sv sync 71 i hpp01 vertical synchronization for sub-channel sv ssd 72 i/o e009 digital negative power supply for sub-channel core sv ddd 73 i/o e030 digital positive power supply for sub-channel core spv ddd 74 i/o e030 digital positive power supply for pll sub-channel stclk 75 i hpp01 test clock for sub-channel spv ssd 76 i/o e009 digital negative power supply for pll sub-channel spi bias 77 i e027 analog bias reference current for pll sub-channel sh sync 78 i e027 horizontal synchronization for sub-channel spv ssa 79 i/o e009 analog negative power supply for pll sub-channel spv dda 80 i/o e030 analog positive power supply for pll sub-channel sav ddd 81 i/o e030 digital positive power supply for adc sub-channel symbol pin i/o type description
february 1995 7 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 1 pin type explanation sav ssd 82 i/o e009 digital negative power supply for adc sub-channel su 83 i e027 analog u input for sub-channel sav refb 84 i/o e027 analog reference voltage for bottom adc sub-channel sv 85 i e027 analog v input for sub-channel sav reft 86 i/o e027 analog reference voltage for top adc sub-channel sy 87 i e027 analog y input for sub-channel sai bias 88 i e027 analog bias reference current for adc sub-channel sav ssa 89 i/o e009 analog negative power supply for adc sub-channel sav dda 90 i/o e030 analog positive power supply for adc sub-channel mav dda 91 i/o e030 analog positive power supply for adc main-channel mav ssa 92 i/o e009 analog negative power supply for adc main-channel mai bias 93 i e027 analog bias reference current for adc main-channel mu 94 i e027 analog u input for main-channel mav refb 95 i/o e027 analog reference voltage for bottom adc main-channel mv 96 i e027 analog v input for main-channel mav reft 97 i/o e027 analog reference voltage for top adc main-channel my 98 i e027 analog y input for main-channel mav ssd 99 i/o e009 digital negative power supply for adc main-channel mav ddd 100 i/o e030 digital positive power supply for adc main-channel pin type description e030 v dd pin; diode to v ss e009 v ss pin; diode to v dd e027 analog input pin; diode to v dd and v ss hpf01 digital input pin; cmos levels, diode to v ss hpp01 digital input pin; cmos levels, diode to v dd and v ss hup07 digital input pin; cmos levels with hysteresis, pull up resistor to v dd , diode to v dd and v ss ioi41 i 2 c-bus pull-down output stage; cmos input levels opf20 digital output pin spf20 digital output pin; slew rate controlled symbol pin i/o type description
february 1995 8 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader .this text is here in _ white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader.this text is here in this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader. white to force land scape pages to be ... fig.2 pin configuration. 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 mav ssd mav ddd my mav reft mv mav refb mu mai bias mav ssa mav dda sav dda sav ssa sai bias sy sav reft sv sav refb su sav ssd sav ddd 80 spv dda 79 spv ssa 78 sh sync 77 spi bias 76 spv ssd 75 stclk 74 spv ddd 73 sv ddd 72 sv ssd 71 sv sync 70 hue 69 sat 68 smute 67 mmute 66 sda 65 scl 64 a0 63 por 62 n.c. 61 tm2 60 tm1 59 tm0 58 tc 57 n.c. 56 ad7 55 ad4 54 ad3 53 ad5 52 ad2 51 ad6 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 ad1 ad8 ad0 ras dao5 cas we v v dao4 dao2 dao1 dao3 dao6 dao0 dai2 dao7 dai3 dt dai1 sss ddd 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 SAB9075H mpv dda mpv ssa mh sync mpi bias mpv ssd mtclk mpv ddd mv ddd mv ssd dav ddd dav ssd dav reftu du n.c. dav reftv dv dav refty dy dai bias dav ssa dav dda i c v dd 2 mv sync dbf dai5 dai4 sc dai7 dai0 dai6 mbe083
february 1995 9 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H functional description acquisition area the acquisition area is in the centre of the visible screen area. vertically 228 lines are sampled. horizontally 672 y-pixels are processed. the exact active processing area can be fine tuned in horizontal (2 pixels/steps, 16 steps) and vertical (1 line/step, 16 steps) direction for both main and sub-channel by the i 2 c-bus (see fig.3). the given numbers are pixel numbers at a 13.5 mhz data rate. the signals, which are dependent on the i 2 c-bus registers, can also be related to the h sync , in which event they are delayed by 68 pixels. chrominance format the chrominance format is 4 : 1 : 1. the yuv signals are sampled at a rate of 27 mhz and then filtered and subsampled to a data rate of 13.5 mhz. it is expected that the input signals do not contain frequencies outside the video bandwidth (y bw = 4.5 mhz; u bw and v bw = 1.125 mhz). display area the display area is shown in fig.4. the given numbers are pixels at a data rate of 13.5 mhz. the signals are related to the burstkey and the v sync . dependent on the i 2 c-bus registers the signals can also be related to the h sync . the internal 13.5 mhz data rate is upsampled to the double frequency (27 mhz) and then fed to the dacs. the display output can be fine positioned by the i 2 c-bus in 64 steps of 4 pixels in horizontal direction and 64 steps of 1 line/field in vertical direction. handbook, full pagewidth mbe085 228 262.5 18 ft 18 ft 80 ft 104 ft v sync burstkey h sync clamp 68 32 864 1/1, 1/3 and 1/4 reduction 1/2 reduction 672 624 fig.3 acquisition area.
february 1995 10 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.4 display area. handbook, full pagewidth mbe086 228 262.5 11 ft 11 ft 36 ft v sync burstkey h sync 68 864 672
february 1995 11 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H pip modes the controller contains two independent acquisition-channels which provide the scaling factors to support the range of different modes. with the external memory of 2 mbit it is possible to select between single, double and multi-pip modes. table 2 gives an overview of the different pip modes. table 2 pip modes notes 1. the given sub/main sizes are visible pip sizes, a border is drawn around these pips and does not influence these sizes. the size of the border is 4 pixels wide and 2 lines/fields high. 2. the SAB9075H can be set in automatic mode in which the reduction factors are automatically set by the mode select and aspect ratio select bits of the i 2 c-bus. if the automatic mode is switched off the reduction factors can be set manually. this will give more flexibility to adjust the aspect ratios of incoming signals. pip positions the positions are graphically depicted in figs 5 to 17. mode sub main sub size (1) main size (1) pixels reduction (2) pixels reduction (2) 4 : 3 main + 4 : 3 sub to 4 : 3 screen or 16 : 9 main + 1 6 : 9 sub to 16 : 9 screen 1.1 sps 1 16 - 160p, 53l 1 4 h, 1 4 v -- 1.2 spl 1 9 - 216p, 72l 1 3 h, 1 3 v -- 1.3 dp 1 4 1 4 304p, 108l 1 2 h, 1 2 v 304p, 108l 1 2 h, 1 2 v 1.4 mp3 3 1 16 - 160p, 53l 1 4 h, 1 4 v -- 1.5 mp4 3 1 16 1 4 160p, 53l 1 4 h, 1 4 v 304p, 108l 1 2 h, 1 2 v 1.6 mp7 7 1 16 - 160p, 53l 1 4 h, 1 4 v -- 1.7 mp8 7 1 16 1 4 160p, 53l 1 4 h, 1 4 v 304p, 108l 1 2 h, 1 2 v 1.8 mp9 8 1 9 1 9 216p, 72l 1 3 h, 1 3 v 216p, 72l 1 3 h, 1 3 v 16 : 9 sub + 4 : 3 main to 4 : 3 screen 2.1 sps 1 16 - 216p, 53l 1 3 h, 1 4 v -- 2.2 spl 1 9 - 304p, 72l 1 2 h, 1 3 v -- 4 : 3 sub + 16 : 9 main to 1 6 : 9 screen 3.1 sps 1 16 - 160p, 72l 1 4 h, 1 3 v 3.2 dp 1 4 1 4 216p, 108l 1 3 h, 1 2 v 304p, 108l 1 2 h, 1 2 v
february 1995 12 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.5 single-pip, size 1 16 (mode sps). handbook, full pagewidth mbe087 228 11 ft 36 ft v sync burstkey 672 24 168 24 168 57 92 57 11 11 s 288 fig.6 single-pip, size 1 9 (mode spl). handbook, full pagewidth mbe088 228 11 ft 36 ft v sync burstkey 672 24 224 24 224 76 54 76 11 11 s 176
february 1995 13 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.7 double-pip, size 1 16 (mode dp). handbook, full pagewidth mbe089 228 11 ft 36 ft v sync burstkey 672 24 312 24 312 58 112 58 s m fig.8 multi pip, 3 sub 1 16 (mode mp3). handbook, full pagewidth mbe090 228 11 ft 36 ft v sync burstkey 672 36 168 36 168 57 57 57 23 24 c0 264 5 5 c1 c2
february 1995 14 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.9 multi-pip, 3 sub 1 16 , 1 main 1 4 (mode mp4). handbook, full pagewidth mbe091 228 11 ft 36 ft v sync burstkey 672 36 312 36 168 57 57 57 23 24 c0 120 5 5 c1 c2 m 35 34 112 fig.10 multi-pip, 3 sub 1 16 , 1 main 1 4 (mode mp4, right). handbook, full pagewidth mbe092 228 11 ft 36 ft v sync burstkey 672 36 36 57 57 57 23 24 312 168 120 5 5 35 34 112 c0 c1 c2 m
february 1995 15 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.11 multi-pip, 7 sub 1 16 , main life (mode mp7). handbook, full pagewidth mbe093 228 11 ft 36 ft v sync burstkey 672 168 57 57 57 c0 c1 c2 57 c3 c4 c5 c6 168 168 168 fig.12 multi-pip, 7 sub 1 16 , 1 main 1 4 (mode mp8). handbook, full pagewidth mbe094 228 11 ft 36 ft v sync burstkey 672 168 57 57 57 c0 c1 c2 57 c3 c4 c5 c6 168 168 168 96 96 312 30 29 112 m
february 1995 16 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.13 multi-pip, 8 sub 1 9 , 1 main 1 9 (mode mp9). handbook, full pagewidth mbe095 228 11 ft 36 ft v sync burstkey 672 224 76 c0 76 c3 76 c5 224 c1 m c6 224 c2 c4 c7 fig.14 single-pip, 4 : 3 sub to 16 : 9 screen (mode sps). handbook, full pagewidth mbe097 228 11 ft 36 ft v sync burstkey 672 24 168 24 168 76 54 76 11 11 s 288
february 1995 17 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.15 single-pip, 16 : 9 sub to 4 : 3 screen (mode sps). handbook, full pagewidth mbe096 228 11 ft 36 ft v sync burstkey 672 24 224 24 224 57 92 57 11 11 s 176 fig.16 single-pip, 16 : 9 sub to 4 : 3 screen (mode spl). handbook, full pagewidth mbe098 228 11 ft 36 ft v sync burstkey 672 24 312 24 312 76 54 76 11 11 s
february 1995 18 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.17 factory mode. handbook, full pagewidth mbe099 238 11 ft 36 ft v sync burstkey 696
february 1995 19 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H i 2 c-bus the i 2 c-bus provides bi-directional 2-line communication between different ics. the sda line is the serial data line and the scl serves as serial clock line. both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. data transfer may be initiated only when the bus is not busy. the SAB9075H has the i 2 c-bus addresses 2c and 2e, switchable by the pin a0. valid subaddresses are 00h to 0fh. i 2 c-bus control is in accordance with the i 2 c-bus protocol. first a start sequence must be put on the i 2 c-bus, then the i 2 c-bus address 2c or 2e, followed by a subaddress 00 to 0f. after this sequence, the data of the subaddress must be sent. an auto-increment function then gives the option send data of the incremented subaddresses until a stop sequence has been given. table 3 overview of i 2 c-bus addresses (note 1) notes 1. table 3 gives an overview of the i 2 c-bus addresses. they will be explained in more detail in the following pages. 2. some address spaces are unused but already implemented for future functionality. data bytes sa bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 00 pipon manred maspect saspect mode3 mode2 mode1 mode0 01 hpos vpos mfreeze sfreeze note 2 bcolpol mvfilt svfilt 02 note 2 note 2 dhfp5 dhfp4 dhfp3 dhfp2 dhfp1 dhfp0 03 note 2 note 2 dvfp5 dvfp4 dvfp3 dvfp2 dvfp1 dvfp0 04 mredh1 mredh0 mredv1 mredv0 sredh1 sredh0 sredv1 sredv0 05 note 2 cbsel2 cbsel1 cbsel0 note 2 slsel2 slsel1 slsel0 06 note 2 mbon mbbrt1 mbbrt0 note 2 mbcol2 mbcol1 mbcol0 07 note 2 sbon sbbrt1 sbbrt0 note 2 sbcol2 sbcol1 sbcol0 08 note 2 cbon cbbrt1 cbbrt0 note 2 cbcol2 cbcol1 cbcol0 09 facmode bgon bgbrt1 bgbrt0 note 2 bgcol2 bgcol1 bgcol0 0a mcolpol mvspol mhsync mfpol scolpol svspol shsync sfpol 0b maahfp3 maahfp3 maahfp3 maahfp3 maavfp3 maavfp3 maavfp3 maavfp3 0c saahfp3 saahfp3 saahfp3 saahfp3 saavfp3 saavfp3 saavfp3 saavfp3 0d note 2 note 2 hue5 hue4 hue3 hue2 hue1 hue0 0e note 2 note 2 sat5 sat4 sat3 sat2 sat1 sat0 0f mmute smute note 2 note 2 note 2 note 2 note 2 note 2
february 1995 20 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 4 pip mode control (note 1) notes 1. table 4 gives an overview of the possible pip modes and how to set them via the i 2 c-bus. 2. the columns main and sub-reduction indicate how the pip pictures appear on the screen. 3. the column mode corresponds to the lower 4 bits of i 2 c-bus register 0. 4. the main and sub-aspect ratios correspond to the bits 5 and 6 of i 2 c-bus register 0. pip mode aspect ratio main-reduction (2) sub-reduction (2) name mode (3) main (4) sub (4) hor ver hor ver sps 0000 0 0 -- 1 4 1 4 sps 0000 0 1 -- 1 3 1 4 sps 0000 1 0 -- 1 4 1 3 sps 0000 1 1 -- 1 4 1 4 spl 0001 0 0 -- 1 3 1 3 spl 0001 0 1 -- 1 2 1 3 spl 0001 1 x -- 1 3 1 3 dp 1010 0 x 1 2 1 2 1 2 1 2 dp 1010 1 0 1 2 1 2 1 3 1 2 dp 1010 1 1 1 2 1 2 1 2 1 2 mp3 0110 x x -- 1 4 1 4 mp4 1110 x x 1 2 1 2 1 4 1 4 mp7 0100 x x -- 1 4 1 4 mp8 1100 x x 1 2 1 2 1 4 1 4 mp9 1001 x x 1 3 1 3 1 3 1 3
february 1995 21 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 5 register 0; pip mode control register notes 1. with pipon in off mode the fast blanking signal is made inactive. all other functions will operate as if the circuit were in operational mode. 2. with manred set to logic 0 the reduction factors will be set automatically, dependent on the pip mode and the aspect ratio bits of main and sub (bits 5 and 4). table 4 indicates which bits should be set to obtain a certain pip mode. 3. with manred set to logic 1 the calculation of the reduction factors is not carried out and should be set by register 4 (see table 9). only combinations with manred set to logic 0 are guaranteed. 4. maspect and saspect are used in automatic mode (manred) to indicate the type of input signals, together with mode the pip mode can be set (see table 4). in manual mode these bits are ignored. 5. the mode bits set the pip mode. for the multi-pip modes the frozen pips are set to the 30% grey colour. once a pip has been made live it will always display the last video data. table 6 register 1; general control register notes 1. hpos and vpos determine the general location of the sub-pip on the screen. hpos only operates in modes sps, spl, dp, mp3 and mp4. vpos only operates in modes sps and spl. the default location of the sub-pictures will be left top. 2. mfreeze will freeze the main-picture, and sfreeze will freeze the sub-picture selected by the live select bits as in register 8 (see table 13). 3. bcolpol can invert the border polarity of u and v. 4. mvfilt and svfilt set the type of vertical filtering for the main and sub-channel. mode 1 means that diagonal lines are linearized, in mode 0 this option is switched off. this filtering mode only operates with vertical reduction factors 1 3 and 1 4 . bit mode result 7 pipon logic 0 = pip function is off (1) ; logic 1 = pip function is on 6 manred logic 0 = automatic reduction factors (2) ; logi c 1 = manual reduction factors (3) 5 maspect (4) main-aspect ratio; 0 = 4 : 3; 1 = 16 : 9 4 saspect (4) sub-aspect ratio; 0 = 4 : 3; 1 = 16 : 9 3 mode(3) (5) pip mode 2 mode(2) (5) pip mode 1 mode(1) (5) pip mode 0 mode(0) (5) pip mode bit mode result 7 hpos (1) logi c 0 = left; logi c 1 = right 6 vpos (1) logic 0 = top; logic 1 = bottom 5 mfreeze (2) logic 0 = main-freeze is off; logi c 1 = main-freeze is on 4 sfreeze (2) logic 0 = sub-freeze is off; logi c 1 = sub-freeze is on 3 - not used 2 bcolpol (3) border uv polarity; logic 0 = +(b - y), +(r - y); logic 1 = - (b - y), - (r - y) 1 mvfilt (4) main-vertical ?lter mode; logic 0 = mode 0; logic 1 = mode 1 0 svfilt (4) sub-vertical ?lter mode; logic 0 = mode 0; logic 1 = mode 1
february 1995 22 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 7 register 2; display horizontal ?ne position register note 1. the display position can be set in steps of 4 pixels/lines and 1 line/field. the offsets on the display position are depicted in fig.4. table 8 register 3; display vertical ?ne position register note 1. the display position can be set in steps of 4 pixels/lines and 1 line/field. the offsets on the display position are depicted in fig.4. table 9 register 4; reduction factor register note 1. 01 = 1 1 ; 10 = 1 2 ; 11 = 1 3 ; 00 = 1 4 . bit mode description (1) 7 - not used 6 - not used 5 dhfp(5) horizontal ?ne position (64 steps) 4 dhfp(4) horizontal ?ne position 3 dhfp(3) horizontal ?ne position 2 dhfp(2) horizontal ?ne position 1 dhfp(1) horizontal ?ne position 0 dhfp(0) horizontal ?ne position bit mode description (1) 7 - not used 6 - not used 5 dvfp(5) vertical ?ne position (64 steps) 4 dvfp(4) vertical ?ne position 3 dvfp(3) vertical ?ne position 2 dvfp(2) vertical ?ne position 1 dvfp(1) vertical ?ne position 0 dvfp(0) vertical ?ne position bit mode description (1) 7 mredh(1) main-horizontal reduction factor 6 mredh(0) main-horizontal reduction factor 5 mredv(1) main-vertical reduction factor 4 mredv(0) main-vertical reduction factor 3 sredh(1) sub-horizontal reduction factor 2 sredh(2) sub-horizontal reduction factor 1 sredv(1) sub-vertical reduction factor 0 sredv(0) sub-vertical reduction factor
february 1995 23 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 10 register 5; channel select register notes 1. with cbsel one border of the displayed sub-borders can be selected independently of the slsel. this only operates when the channel select-border is on as in register 8 (see table 13) and when the selected channel number is displayed. 2. with slsel the active sub-live picture can be selected. this only operates when the sfreeze is off as in register 1 (see table 6) and when the selected channel is displayed. bit mode description 7 - not used 6 cbsel(2) (1) channel-border select (maximum 8 channels) 5 cbsel(1) (1) channel-border select 4 cbsel(0) (1) channel-border select 3 - not used 2 slsel(2) (2) sub-live select (maximum 8 channels) 1 slsel(1) (2) sub-live select 0 slsel(0) (2) sub-live select background and main, sub and channel-border colour and brightness handling registers 6 to 9 (see tables 11 to 14) handle background and main, sub and channel-border colour and brightness. the borders and background can be set on and off. background, main and sub-borders are black when they are off. the channel-border gets the current sub-border colour when it is switched off. the brightness can be set in 4 steps (30%, 50%, 70% and 100%). eight different colours can be set in accordance with table 15. table 11 register 6; main-border control register bit mode description 7 - not used 6 mb0n logi c0=mbis off; logic 1 =mb is on 5 mbbrt(1) main-border brightness (4 steps) 4 mbbrt(0) main-border brightness 3 - not used 2 mbcol(2) main-border colour (8 colours) 1 mbcol(1) main-border colour 0 mbcol(0) main-border colour
february 1995 24 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 12 register 7; sub-border control register table 13 register 8; channel-border control register table 14 register 9; background control register note 1. the facmode bit controls the factory mode which shows an enlarged background colour as depicted in fig.17 (bgon must be set). bit mode description 7 - not used 6 sbon logi c0=sbis off; logi c1=sbison 5 sbbrt(1) sub-border brightness (4 steps) 4 sbbrt(0) sub-border brightness 3 - not used 2 sbcol(2) sub-border colour (8 colours) 1 sbcol(1) sub-border colour 0 sbcol(0) sub-border colour bit mode description 7 - not used 6 cbon logi c0=cbis off; logi c1=cbison 5 cbbrt(1) channel-border brightness (4 steps) 4 cbbrt(0) channel-border brightness 3 - not used 2 cbcol(2) channel-border colour (8 colours) 1 cbcol(1) channel-border colour 0 cbcol(0) channel-border colour bit mode description 7 facmode (1) logi c0=fmis off; logi c1=fmison 6 bgon logi c0=bgis off; logi c1=bgison 5 bgbrt(1) background brightness (4 steps) 4 bgbrt(0) background brightness 3 - not used 2 bgcol(2) background colour (8 colours) 1 bgcol(1) background colour 0 bgcol(0) background colour
february 1995 25 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 15 colour table note 1. the values in are the i 2 c-bus register values for the colour control registers 6 to 9 (see tables 11 to 14). the values are hexadecimal values of which the left part indicates the brightness and the right part the colour value. table 16 border display notes 1. the bgon i 2 c-bus bit controls the display area outside the pip and border area, set to on means that the background gets the bgcol colour value. 2. the main and sub-border displays are dependent on the i 2 c-bus switches. 3. live bg means that the original picture is shown. colour type brightness (%) (1) 0 103050607080100 black/white 40h 50h 60h 70h 47h 57h 67h 77h blue -- 41h 51h - 61h - 71h red -- 42h 52h - 62h - 72h magenta -- 43h 53h - 63h - 73h green -- 44h 54h - 64h - 74h cyan -- 45h 55h - 65h - 75h yellow -- 46h 56h - 66h - 76h pip modes mbon bgon (1) sbon cbon main- border display (2) back- ground display sub- border display (2) channel border display mp4 mp8 mp9 ffs off off -- live bg (3) live bg (3) -- off on -- bgcol bgcol -- on off -- mbcol live bg (3) -- on on -- mbcol bgcol -- sps spl -- off -- - live bg (3) - -- on -- - sbcol - dp off off off - live bg (3) live bg (3) live bg (3) - off on off - bgcol bgcol bgcol - on off on - mbcol live bg (3) sbcol - on on on - mbcol bgcol sbcol - mp3 mp4 mp7 mp8 mp9 - off off on - live bg (3) live bg (3) cbcol - on off on - bgcol bgcol cbcol - off on on - live bg (3) sbcol cbcol - on on on - bgcol sbcol cbcol
february 1995 26 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 17 register a; decoder format register notes 1. mcolpol and scopol invert the uv video data. 2. mvspol and svspol determine the active edge of the v sync . if vspol is logic 0, the positive edge of the v sync will be taken; if vspol is logic 1, the negative edge of the v sync will be taken. 3. mhsync and shsync determine whether the h sync signal or the burstkey is used as internal horizontal synchronization. bit mode result 7 mcolpol (1) main-uv polarity; logic 0 = original; logic 1 = inverted 6 mvspol (2) main-vertical sync polarity; logic 0 = positive pulse; logi c 1 = negative pulse 5 mhsync (3) main-horizontal sync selection; logi c 0 = burst edge; logic 1 = h - sync 4 mfpol main-?eld polarity; inverts ?eld identi?cation window 3 scolpol (1) sub-uv polarity; logic 0 = original; logic 1 = inverted 2 svspol (2) sub-vertical sync polarity; logic 0 = positive pulse; logic 1 = negative pulse 1 shsync (3) sub-horizontal sync selection; logic 0 = burst edge; logic 1 = h - sync 0 sfpol sub-?eld polarity, inverts ?eld identi?cation window the exact timing of the v sync in relation to the h sync reference pulse is depicted in fig.18. a field identification window determines whether a v sync is being handled as a 1st field or a 2nd field. this field identification window can be inverted by the fpol bit. if fpol is logic 0 and an active edge of the v sync occurs when the f-id signal is logic 0, it will be regarded as the 1st field. if fpol is logic 0 and an active edge of the v sync occurs when the f-id signal is logic 1, it will be regarded as the 2nd field. if fpol is logic 1 the 1st and 2nd field ids are changed over. fig.18 v sync timing and field identification. handbook, full pagewidth mbe100 432 389 43 1st field 2nd field field id (internal) (number of pixels) h (external) sync v (external) sync v (external) sync
february 1995 27 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H table 18 register b; main-acquisition area ?ne position notes 1. the acquisition area can be adjusted in 16 steps of 2 pixels horizontally and 1 line/field vertically. 2. with maavfp a complete field must have been processed before the next v sync occurs. this is relevant for non-standard signals. table 19 register c; sub-acquisition area ?ne position notes 1. the acquisition area can be adjusted in 16 steps of 2 pixels horizontally and 1 line/field vertically. 2. with saavfp a complete field must have been processed before the next v sync occurs. this is relevant for non-standard signals. bit mode description (1) 7 maahfp(3) main-acquisition area horizontal ?ne position 6 maahfp(2) main-acquisition area horizontal ?ne position 5 maahfp(1) main-acquisition area horizontal ?ne position 4 maahfp(0) main-acquisition area horizontal ?ne position 3 maavfp(3) (2) main-acquisition area vertical ?ne position 2 maavfp(2) (2) main-acquisition area vertical ?ne position 1 maavfp(1) (2) main-acquisition area vertical ?ne position 0 maavfp(0) (2) main-acquisition area vertical ?ne position bit mode description (1) 7 saahfp(3) sub-acquisition area horizontal ?ne position 6 saahfp(2) sub-acquisition area horizontal ?ne position 5 saahfp(1) sub-acquisition area horizontal ?ne position 4 saahfp(0) sub-acquisition area horizontal ?ne position 3 saavfp(3) (2) sub-acquisition area vertical ?ne position 2 saavfp(2) (2) sub-acquisition area vertical ?ne position 1 saavfp(1) (2) sub-acquisition area vertical ?ne position 0 saavfp(0) (2) sub-acquisition area vertical ?ne position
february 1995 28 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H auxiliary registers the auxiliary registers d to f (see tables 20 to 22) are implemented to generate i 2 c-bus controlled signals for circuits which do not have an on-board i 2 c-bus. table 20 register d; auxiliary control register 1 table 21 register e; auxiliary control register 2 table 22 register f; auxiliary control register 3 bit mode description 7 - not used 6 - not used 5 hue(5) hue control (output pin hue) 4 hue(4) hue control 3 hue(3) hue control 2 hue(2) hue control 1 hue(1) hue control 0 hue(0) hue control bit mode description 7 - not used 6 - not used 5 sat(5) saturation control (output pin sat) 4 sat(4) saturation control 3 sat(3) saturation control 2 sat(2) saturation control 1 sat(1) saturation control 0 sat(0) saturation control bit mode description 7 mmute data bit directly to output pin mmute 6 smute data bit directly to output pin smute 5 - not used 4 - not used 3 - not used 2 - not used 1 - not used 0 - not used
february 1995 29 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H external memory for the external memory two vdrams of type mitsubishi m5442256 are used. they have a storage capacity of 262144 words of 4-bit each and will be used in parallel. an overview of the timing to the vdram is depicted in fig.19. three different timing modes are shown. if the sab9075 is not in one of these three modes, it is in idle mode in which all the control signals are high. an idle mode takes at least 4 clock periods. switching from one mode to another is always carried out via this idle mode. the clock signal shown is an internal clock derived from the plls and is approximately 27 mhz. main and sub-adcs both main and sub-channels convert the analog input signals to digital signals by three adcs for each channel. the input levels of the adcs are equal and can set by the mav reft , sav reft , mav refb , and sav refb pins.the reference levels are made internally by a resistor network which divides the analog v dd to a default set of preferred signal levels of 1.5 v. if the application requires a different set of levels the internal resistors can be shunted. external capacitors are required to filter ac components on the reference levels. the resolution of the adcs is 6-bit and the sampling is carried out at the system frequency of 27 mhz. the bias current i bias is made internally but can be increased or decreased. the inputs should be ac-coupled and an internal clamping circuit will clamp the input to mav refb and sav refb for the luminance channels and to for the chrominance channels. the clamping starts at the active edge of the burstkey. for more information see chapter test and application information. mav reft mav refb + 2 ---------------------------------------------------- - lsb 2 ----------- - + sav reft sav refb + 2 -------------------------------------------------- - lsb 2 ----------- - + output dacs the digital processed signals are converted to analog signals by means of three dacs. the output voltages of these dacs are default set by the dav reftu , dav reftv and dav refty pins for the top-levels. default signal levels are 1.5 v. the output buffer after each dac is a pmos source follower. for more information see chapter test and application information. hue and sat dacs the hue and sat dacs are resistor dacs based on a r2r network. they have a direct control from their i 2 c-bus register and therefore their sample frequency is limited by the i 2 c-bus frequency. the output voltage is linear with the i 2 cv dd . therefore the v dd of this block is a separate pin. plls and clock generation the SAB9075H has two plls on-board, one for the sub- channel and one for the main-channel and the display part. the plls lock to the input signals mh sync and sh sync . the internal clock frequency is 1 728 times higher which is approximately 27 mhz in a standard ntsc system. the positive edges of the h sync signals are the driving timing points. for good short term stability they have to be noise/jitter free.
february 1995 30 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.19 vdram timing. handbook, full pagewidth mbe101 ad0 to ad8 row column column column column column write cycle (sub or main) we dai0 to dai7 cas ras clock ad0 to ad8 row column read cycle we dt cas ras clock cas ras clock refresh cycle sc dao0 to dao7 sc cycles
february 1995 31 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H limiting values in accordance with the absolute maximum rating system (iec 134) thermal characteristics quality specification in accordance with snw-fq-611, part e, dated 14 december 1992. symbol parameter min. max. unit v dd supply voltage - 0.5 +6.5 v d v dd supply voltage variation - 0.2 v t stg storage temperature - 25 +150 c t amb operating ambient temperature 0 70 c v esd electrostatic discharge handling -- v p tot total power dissipation - 1.5 w symbol parameter value unit r thj-a thermal resistance from junction to ambient in free air 38 k/w
february 1995 32 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H characteristics v dd = 5.0 v; t amb =25 c; unless otherwise speci?ed. symbol parameter conditions min. typ. max. unit supplies v dd positive supply voltage 4.5 5.0 5.5 v v ss negative supply voltage - 0 - v d v dd maximum voltage difference between all positive supply pins - 0 100 mv d v ss maximum voltage difference between all negative supply pins - 0 100 mv i ddq quiescent current digital positive supply pins note 1 - 2 tbf m a mpiv dda supply current pll main - 2.5 tbf ma spiv dda supply current pll sub - 2.5 tbf ma maiv dda supply current 3 main-adcs - 36 tbf ma saiv dda supply current 3 sub-adcs - 36 tbf ma div dda supply current 3 display dacs - 18 tbf ma i 2 cv dd supply current hue and sat dacs note 2 - 2.5 5 ma i tot total supply current tbf 220 tbf ma converter and clamping av reft top reference voltage note 3 1.0 1.9 2.0 v av refb bottom reference voltage note 3 0 0.4 1.0 v rin ref input resistance v reft to v refb note 3; 1 adc tbf 860 tbf w v i dc input voltage v refb - v reft v v i ac input voltage (peak-to-peak value) 1.0 1.5 - v r i input resistance clamping off 1 -- m w r iy input resistance for y channel clamping on - 200 -w r iv input resistance for v channel clamping on - 800 -w r iu input resistance for u channel clamping on - 800 -w c i input capacitance - 15 - pf res resolution - 6 - bit f s sample frequency rate note 4 - 27 - mhz dnl differential non-linearity - 1.0 - +1.0 lsb inl integral non-linearity - 1.0 - +1.0 lsb v os input offset voltage - 1.0 - +1.0 lsb a cs channel separation within channel tbf 40 - db to other channel tbf 40 - db psrr power supply rejection ratio tbf 40 - db
february 1995 33 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H notes 1. digital clocks are silent and analog bias current is zero. 2. the hue and sat dacs are based on a r2r ladder network as describe in the section hue and sat dacs. the maximum output sample frequency is determined by the i 2 c-bus. 3. the input configuration of the adcs is depicted in fig.20. the minimum difference av reft - av refb should be larger than 1.0 v. the reference voltages can be calculated as follows: ; 4. the internal system frequencies are 1728 times the input frequency. for more detailed information about the clock generation see section plls and clock generation. td clamp delay burstkey edge to clamping start - 0 -m s t clamp duration of clamping - 2.33 -m s v clampy clamping voltage level y ad out =0h - v s - v v clampu clamping voltage level u ad out = 20h - 0.5 v t+b - v v clampv clamping voltage level v ad out = 20h - 0.5 v t+b - v digital-to-analog converter v reft top reference voltage (y, u and v) note 3 1.0 1.5 2.0 v rin ref input resistance v reft to v refb note 3; 1 dac tbf 1.0 tbf k w v o(max) maximum output voltage v refb - v reft v r l(min) minimum load resistance 10 -- k w c l(max) maximum load capacitance - 50 - pf res resolution - 7 - bit f s sample frequency rate note 4 - 27 - mhz dnl differential non-linearity - 0.5 - +0.5 lsb inl integral non-linearity - 1.0 - +1.0 lsb a cs channel separation tbf 40 - db psrr power supply rejection ratio tbf 40 - db digital-to-analog converter hue/sat v o output voltage v ss - v dd v r l(min) minimum load resistance note 2 100 -- k w c l(max) maximum load capacitance - 50 - pf res resolution - 6 - bit dnl differential non-linearity - 1.0 - +1.0 lsb inl integral non-linearity - 1.0 - +1.0 lsb psrr power supply rejection ratio note 2 - 0 - db pll and clock generation; note 4 v top top-level input voltage 2.5 - pv dd v v low low-level input voltage -- 0.5 v v slice slicing voltage level below top 0.45 1.0 2.0 v f pll input frequency 14750 15734 17250 hz symbol parameter conditions min. typ. max. unit v reft av dd 1.9 5.0 ------- - ? ?? v = v refb av dd 0.4 5.0 ------- - ? ?? v =
february 1995 34 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H dc characteristics for digital part all v dd pins = 4.5 to 5.5 v; t amb = - 20 to +75 c; unless otherwise speci?ed. ac characteristics for digital part v dd = 4.5 5.5 v; t amb = - 20 to +75 c; unless otherwise speci?ed. note 1. the internal system frequencies are 1728 times the input frequency. for more detailed information about the clock generation see section plls and clock generation. symbol parameter conditions min. typ. max. unit v ih high level input voltage hpf01 70 -- %v dd hpp01 70 -- %v dd hup07 80 -- %v dd v il low level input voltage ioi41 70 -- %v dd hpf01 -- 30 %v dd hpp01 -- 30 %v dd hup07 -- 20 %v dd ioi41 -- 30 %v dd v hys hysteresis voltage hup07 - 33 - %v dd v oh high level output voltage opf20; i ol = - 2 ma; v dd = 4.5 v 4.4 -- v spf20; i ol = - 2 ma; v dd = 4.5 v 4.4 -- v v ol low level output voltage ioi41; i ol = +2 ma; v dd = 4.5 v -- 0.15 v opf20; i ol = +2 ma; v dd = 4.5 v -- 0.15 v spf20; i ol = +2 ma; v dd = 4.5 v -- 0.15 v i li input leakage current hpf01 - 0.1 1 m a hpp01 - 0.1 1 m a i loz three-state output leakage current ioi41; v dd = 5.5 v - 0.2 5.0 m a r pu internal pull up resistor hup07 17 - 134 k w symbol parameter conditions min. typ. max. unit f sys system frequency note 1 - 27 30 mhz t r rise time v dd = 4.5 v - 625ns t f fall time v dd = 4.5 v - 625ns
february 1995 35 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H test and application information fig.20 shows how the adcs and the dacs can be connected in the application. the generation of the reference voltages is carried out internally and they have to be externally decoupled for ac signals. for all adcs and dacs the internal resistor division is such that a maximum signal voltage level of 1.5 v is obtained. for the adcs there is a dc offset voltage of 0.4 v. a modification of these reference voltages can be achieved by external shunting. the adc reference voltages are the same for all y/u/v channels which means that their input levels need to be the same. the dac voltage references can be set separately for y/u/v channels. these reference voltages can be modified by shunting. the output buffers of the dacs are pmos source followers with a minimum output load of 10 k w . fig.20 analog application diagram adcs and dacs. handbook, full pagewidth video signal processing adc my mu mv sy su sv adc adc dac dy du dv dac dac adc adc adc mav dda sav dda mav ssa sav ssa mav reft sav reft r top mav refb dav ssa dav dda dav refty dav reftu dav reftv sav refb r top 3r top r bottom r bottom mgc001
february 1995 36 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H fig.21 application diagram. handbook, full pagewidth v ddd sai bias sav dda i cv dd 2 sav ssa sav reft sav refb sv sync mh sync mv sync mav refb mav reft mav ssa mav dda mai bias sh sy su my mu mv sv y u v hue hue smute mmute sat hout vout sat y u v hue hout vout sat sync v sss sv ddd sv ssd mv ddd mv ssd ad0 to ad8 dao4 to dao7 dao0 to dao3 dai4 to dai7 dai0 to dai3 sc tc a0 tm0 por scl sda tm1 tm2 stclk mtclk cas ras we dt dai bias dav dda dav ssa dav refty dav reftu dav dbf dy du dv reftv dav ddd dav ssd mav ddd mpi bias mpv dda mpv ssa mpv ddd mpv ssd spv dda spv ssa spv ddd spv ssd spi bias sav ddd sav ssd mav ssd main-channel mute output sub-channel mute output SAB9075H tda8315t cvbs/y cvbs/y tda8315t tms44c250 tms44c250 cvbs/y sub-channel input cvbs/y main-channel input fast blanking control output analog y output analog u output analog v output scl sda 0 v or 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 5 v 94444 mgc053
february 1995 37 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H package outline unit a 1 a 2 a 3 b p ce (1) eh e ll p z y w v q references outline version european projection issue date iec jedec eiaj mm 0.25 0.05 2.90 2.65 0.25 0.40 0.25 0.25 0.14 14.1 13.9 0.65 18.2 17.6 1.0 0.6 7 0 o o 0.15 0.1 0.2 1.95 dimensions (mm are the original dimensions) note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. 1.0 0.6 sot317-2 95-02-04 97-08-01 d (1) (1) (1) 20.1 19.9 h d 24.2 23.6 e z 0.8 0.4 d e q e a 1 a l p detail x l (a ) 3 b 30 c b p e h a 2 d z d a z e e v m a 1 100 81 80 51 50 31 pin 1 index x y b p d h v m b w m w m 0 5 10 mm scale qfp100: plastic quad flat package; 100 leads (lead length 1.95 mm); body 14 x 20 x 2.8 mm sot317-2 a max. 3.20
february 1995 38 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H soldering plastic quad ?at-packs b ywave during placement and before soldering, the component must be fixed with a droplet of adhesive. after curing the adhesive, the component can be soldered. the adhesive can be applied by screen printing, pin transfer or syringe dispensing. maximum permissible solder temperature is 260 c, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 c within 6 s. typical dwell time is 4 s at 250 c. a modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications. b y solder paste reflow reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement. several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. dwell times vary between 50 and 300 s according to method. typical reflow temperatures range from 215 to 250 c. preheating is necessary to dry the paste and evaporate the binding agent. preheating duration: 45 min at 45 c. r epairing soldered joints ( by hand - held soldering iron or pulse - heated solder tool ) fix the component by first soldering two, diagonally opposite, end pins. apply the heating tool to the flat part of the pin only. contact time must be limited to 10 s at up to 300 c. when using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 c. (pulse-heated soldering is not recommended for so packages.) for pulse-heated solder tool (resistance) soldering of vso packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement. definitions life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation.
february 1995 39 philips semiconductors preliminary speci?cation picture-in-picture (pip) controller for ntsc SAB9075H notes
philips semiconductors philips semiconductors C a worldwide company argentina: ierod, av. juramento 1992 - 14.b, (1428) buenos aires, tel. (541)786 7633, fax. (541)786 9367 australia: 34 waterloo road, north ryde, nsw 2113, tel. (02)805 4455, fax. (02)805 4466 austria: triester str. 64, a-1101 wien, p.o. box 213, tel. (01)60 101-1236, fax. (01)60 101-1211 belgium: postbus 90050, 5600 pb eindhoven, the netherlands, tel. (31)40 783 749, fax. (31)40 788 399 brazil: rua do rocio 220 - 5 th floor, suite 51, cep: 04552-903-s?o paulo-sp, brazil. p.o. box 7383 (01064-970). tel. (011)821-2333, fax. (011)829-1849 canada: philips semiconductors/components: tel. (800) 234-7381, fax. (708) 296-8556 chile: av. santa maria 0760, santiago, tel. (02)773 816, fax. (02)777 6730 colombia: iprelenso ltda, carrera 21 no. 56-17, 77621 bogota, tel. (571)249 7624/(571)217 4609, fax. (571)217 4549 denmark: prags boulevard 80, pb 1919, dk-2300 copenhagen s, tel. (032)88 2636, fax. (031)57 1949 finland: sinikalliontie 3, fin-02630 espoo, tel. (9)0-50261, fax. (9)0-520971 france: 4 rue du port-aux-vins, bp317, 92156 suresnes cedex, tel. (01)4099 6161, fax. (01)4099 6427 germany: p.o. box 10 63 23, 20043 hamburg, tel. (040)3296-0, fax. (040)3296 213. greece: no. 15, 25th march street, gr 17778 tavros, tel. (01)4894 339/4894 911, fax. (01)4814 240 hong kong: philips hong kong ltd., 6/f philips ind. bldg., 24-28 kung yip st., kwai chung, n.t., tel. (852)424 5121, fax. (852)428 6729 india: philips india ltd, shivsagar estate, a block , dr. annie besant rd. worli, bombay 400 018 tel. (022)4938 541, fax. (022)4938 722 indonesia: philips house, jalan h.r. rasuna said kav. 3-4, p.o. box 4252, jakarta 12950, tel. (021)5201 122, fax. (021)5205 189 ireland: newstead, clonskeagh, dublin 14, tel. (01)640 000, fax. (01)640 200 italy: philips semiconductors s.r.l., piazza iv novembre 3, 20124 milano, tel. (0039)2 6752 2531, fax. (0039)2 6752 2557 japan: philips bldg 13-37, kohnan 2 -chome, minato-ku, tokyo 108, tel. (03)3740 5028, fax. (03)3740 0580 korea: (republic of) philips house, 260-199 itaewon-dong, yongsan-ku, seoul, tel. (02)794-5011, fax. (02)798-8022 malaysia: no. 76 jalan universiti, 46200 petaling jaya, selangor, tel. (03)750 5214, fax. (03)757 4880 mexico: 5900 gateway east, suite 200, el paso, tx 79905, tel. 9-5(800)234-7381, fax. (708)296-8556 netherlands: postbus 90050, 5600 pb eindhoven, bldg. vb tel. (040)783749, fax. (040)788399 new zealand: 2 wagener place, c.p.o. box 1041, auckland, tel. (09)849-4160, fax. (09)849-7811 norway: box 1, manglerud 0612, oslo, tel. (022)74 8000, fax. (022)74 8341 pakistan: philips electrical industries of pakistan ltd., exchange bldg. st-2/a, block 9, kda scheme 5, clifton, karachi 75600, tel. (021)587 4641-49, fax. (021)577035/5874546. philippines: philips semiconductors philippines inc, 106 valero st. salcedo village, p.o. box 2108 mcc, makati, metro manila, tel. (02)810 0161, fax. (02)817 3474 portugal: philips portuguesa, s.a., rua dr. antnio loureiro borges 5, arquiparque - miraflores, apartado 300, 2795 linda-a-velha, tel. (01)4163160/4163333, fax. (01)4163174/4163366. singapore: lorong 1, toa payoh, singapore 1231, tel. (65)350 2000, fax. (65)251 6500 south africa: s.a. philips pty ltd., 195-215 main road martindale, 2092 johannesburg, p.o. box 7430 johannesburg 2000, tel. (011)470-5911, fax. (011)470-5494. spain: balmes 22, 08007 barcelona, tel. (03)301 6312, fax. (03)301 42 43 sweden: kottbygatan 7, akalla. s-164 85 stockholm, tel. (0)8-632 2000, fax. (0)8-632 2745 switzerland: allmendstrasse 140, ch-8027 zrich, tel. (01)488 2211, fax. (01)481 77 30 taiwan: philips taiwan ltd., 23-30f, 66, chung hsiao west road, sec. 1. taipeh, taiwan roc, p.o. box 22978, taipei 100, tel. (02)388 7666, fax. (02)382 4382. thailand: philips electronics (thailand) ltd., 209/2 sanpavuth-bangna road prakanong, bangkok 10260, thailand, tel. (662)398-0141, fax. (662)398-3319. turkey: talatpasa cad. no. 5, 80640 gltepe/istanbul, tel. (0 212)279 2770, fax. (0212)269 3094 united kingdom: philips semiconductors ltd., 276 bath road, hayes, middlesex ub3 5bx, tel. (081)730-5000, fax. (081)754-8421 united states: 811 east arques avenue, sunnyvale, ca 94088-3409, tel. (800)234-7381, fax. (708)296-8556 uruguay: coronel mora 433, montevideo, tel. (02)70-4044, fax. (02)92 0601 for all other countries apply to: philips semiconductors, international marketing and sales, building be-p, p.o. box 218, 5600 md, eindhoven, the netherlands, telex 35000 phtcnl, fax. +31-40-724825 scd36 ? philips electronics n.v. 1994 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. printed in the netherlands 533061/1500/01/pp40 date of release: february 1995 document order number: 9397 745 30011

▲Up To Search▲

Price & Availability of SAB9075H

	To Download SAB9075H Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .